Abstract: A 65-77 GHz low power, meander-type transmission line CMOS low-noise amplifier for E-band millimetre-wave communication using 90 nm MS/RF CMOS process is demonstrated. The low-noise amplifier consists of multi-stage cascaded common-source amplifiers with optimized noise figure, power gain, and power consumption. The LNA achieves 11.7 dB power gain, 5.5 dB noise figure, and 17.7 mW power consumption. The meander-type transmission line circuit design is adopted to reduce chip area; the total transmission line area in LNA is only 0.024 mm 2 .
Introduction
In October, 2003, the Federal Communications Commission (FCC) announced the use of "millimeter-wave" spectrum in 71-76 GHz, 81-86 GHz and 92-95 GHz bands. The two former bands are referred as E-band, where E-band communication becomes very interesting for next generation high speed wireless communication.
In convention, millimeter-wave integrated circuits are dominated by III-V compound semiconductors such as GaAs or GaN [1, 2] , and Silicon Germanium (SiGe) technologies [3, 4] . These technologies are not able to be integrated with CMOS baseband circuits and the cost is also high. In recent researches [5, 6, 7, 8, 9, 10] , CMOS technology has been becoming a good candidate for the design of millimeter-wave components. In these CMOS millimeter-wave ICs, using transmission lines is the major solution. Transmission lines provide circuits with open, short circuit and inter-stage matching, but with large occupational area. Power consumption is also a challenge for millimeter-wave IC design. In III-V compound semiconductors and SiGe technologies, a single LNA could consume 50 mW to 150 mW quiescent power. Although CMOS technologies reduce the power consumption, the LNA powers are still high [9, 10] . In this Letter, we present a 17.7 mW 65-77 GHz LNA with 11.7 dB power gain and 5.5 dB NF.
Circuit design
The schematic of the low power, meander-type transmission line low-noise amplifier is shown in Fig. 1(a) ; and its micrograph is shown in Fig. 1(b) . A relatively low-cost 90 nm CMOS MS/RF (mixed-signal/radio-frequency) process is adopted for E-band CMOS LNA. Multi-stage common-source (CS) topology is adopted in the LNA, which consists of four cascaded CS stages. The first stage of the CS amplifier determines noise figure performance, so transistor M 1 is designed largest in the overall circuit, and its current of 5.6 mA is also larger than the others. In the first stage, the CS amplifier provides 6 dB power gain. In order to reduce current, the second, third, and fourth CS stages are designed in smaller sizes, and the total current consumption of the three stages is 9.15 mA. Each stage provides 2 dB power gain. By the technique, the LNA performs good NF and power gain with low power characteristics. The CMOS MS/RF process supplies 3.4 µm copper ultra-thick top metals (UTM). This copper UTM minimizes resistive loss and skin effect, and maintains good inductor quality factor (Q) in such high frequency. determined by physical size. The Larger the area is, the lower Q factor will be. The capacitance values are Table I . Inter-stage matching is important in millimeter-wave circuits. If inter-stage is not matched, the power will not be fully past to next stage. The wave-length at 71 GHz is 4.225 mm and one-hundredth wave-length is 42.25 µm. In circuit layout, the paths of interstages are only 20 µm in length. Consequently, phase difference can be neglected, so it is not necessary to match between each stage. The E-band LNA is based on multi-stage CS amplifiers to optimize NF, power gain, and power consumption, where the chip area is also minimized by inductor-based layout. 
Experimental results
The 65-77 GHz LNA was fabricated in 90 nm MS/RF CMOS process and total die area is 0.23 (0:51 Â 0:46) mm 2 , including testing pads. On wafer S-parameter measurement was performed by Agilent E7350A millimeter-wave measurement system. Fig. 2 summarizes the measurement results. DC bias condition are V DD ¼ 1:2 V, V bias1 ¼ 0:7 V, and V bias2 ¼ 0:7 V. The LNA power consumption is 17.7 mW. 3 dB frequency bandwidth is 12 GHz from 65 GHz to 77 GHz. Maximum power gain (S 21 ) is 11.7 dB at 71 GHz. For frequencies between 65 GHz to 77 GHz, input (S 11 ) and output (S 22 ) reflections are below −11.6 dB and −8.9 dB. Maximum isolation (S 12 ) of −32.5 dB over 65 GHz to 77 GHz is measured (not shown). On wafer noise figure measurement was performed by Auriga noise parameter measurement system. Minimum noise figure is 5.5 dB at 71 GHz and the overall noise figure remains below 7.3 dB. Table II is a performance summary of the implemented 65-77 GHz CMOS LNA and comparison with recently reported state-of-art CMOS LNAs which operate in V-band or E-band of frequency.
Conclusions
A 65-77 GHz low power, meander-type transmission line CMOS low-noise amplifier for E-band millimetre-wave communication has been developed in 90 nm MS/RF CMOS process. The LNA achieves 11.7 dB power gain, 5.5 dB NF, and 11.7 mW power consumption with optimized design. 
